Multiprocessors and Coherent Memory

Erik Hagersten Uppsala University



Goal for this course

- Understand <u>how and why</u> modern computer systems are designed the way the are:
 - pipelines
 - memory organization
 - virtual/physical memory ...
- Understand <u>how and why</u> multiprocessors are built
 - Cache coherence
 - Memory models
 - Synchronization...
- Understand **how and why** parallelism is created and
 - Instruction-level parallelism
 - · Memory-level parallelism
 - · Thread-level parallelism...
- Understand <u>how and why</u> multiprocessors of combined SIMD/MIMD type are built
 - GPU
 - Vector processing...
- Understand <u>how</u> computer systems are adopted to different usage areas
 - General-purpose processors
 - Embedded/network processors...
 - Understand the physical limitation of modern computers
 - Bandwidth
 - Energy
 - Cooling...

Dept of Information Technology| www.it.uu.se

2

© Erik Hagersten| user.it.uu.se/~eh



AVDARK

2010

Schedule in a nutshell

- Memory Systems (~Appendix C in 4th Ed) Caches, VM, DRAM, microbenchmarks, optimizing SW
- 2. Multiprocessors

TLP: coherence, memory models, synchronization

- 3. Scalable Multiprocessors
 Scalability, implementations, programming, ...
- 4. CPUs

ILP: pipelines, scheduling, superscalars, VLIWs, SIMD instructions...

Widening + Future (~Chapter 1 in 4th Ed)
 Technology impact, GPUs, Network processors, Multicores (!!)



AVDARK

2010

The era of the "Rocket Science Supercomputers" 1980-1995

- The one with the most blinking lights wins
- The one with the niftiest language wins
- The more different the better!



AVDARK 2010

Dept of Information Technology www.it.uu.se


© Erik Hagersten| user.it.uu.se/~eh

4


Dept of Information Technology| www.it.uu.se



Multicore: Who has not got one?



5





AVDARK

2010

AVDARK


2010

Models of parallelism

- Processes (fork or & in UNIX)
 - A parrallel execution, where each process has its own process state, e.g., memory mapping
- Threads (thread_chreate in POSIX)
 - Parallel threads of control inside a process
 - There are some thread-shared state, e.g., memory mappings.
- Sverker will tell you more...



Programming Model:





AVDARK 2010

Dept of Information Technology www.it.uu.se



Adding Caches: More Concurrency








AVDARK


2010

AVDARK

2010

The Cache Coherent Memory System







Summing up Coherence

There strong copies of a datu. Too strong copies copies of a datu. Too strong copies copies

There is a single global order of value changes to each datum

Dept of Information Technology www.it.uu.se

13

© Erik Hagersten| user.it.uu.se/~eh



Implementation options for memory coherence

- Two coherence options
 - Snoop-based ("broadcast")
 - Directory-based ("point to point")
- Different memory models
- Varying scalability

AVDARK 2010

Dept of Information Technology| www.it.uu.se

14

© Erik Hagersten| user.it.uu.se/~eh




AVDARK


2010

AVDARK

2010

Snoop-based Protocol Implementation







Example: Bus Snoop MOSI

BUSwb BUSrtw BUSinv BUSrts: ReadtoShare (reading the data with the intention to read it) BUSrtw BUSrtw, ReadToWrite (reading

the data with the intention to modify it)

BUSwb: Writing data back to memory

BUSinv: Invalidating other

caches copies

Dept of Information Technology www.it.uu.se

17

BUSrts BUSrtw BUSrts BUSinv BUSwb BUSrtw/Data BUSinv BUSrts/Data BUSrts/Data

© Erik Hagersten| user.it.uu.se/~eh

Snoop-based Protocol Implementation UPPSALA JNIVERSITE **Shared Memory BUS BUS** snoop **BUS** snoop Cache A-tag State Data A-tag State Bus transaction **CPU** access **CPU** access **AVDARK** CPU CPU 2010 18 Dept of Information Technology| www.it.uu.se © Erik Hagersten| user.it.uu.se/~eh




AVDARK

2010

Example: CPU access MOSI

CPUwrite: Caused by a store miss




AVDARK 2010

> 19 Dept of Information Technology| www.it.uu.se © Erik Hagersten | user.it.uu.se/~eh



"Upgrade" in snoop-based





A New Kind of Cache Miss

- Capacity too small cache
- Conflict limited associativity
- Compulsory accessing data the first time
- Communication (or "Coherence") [Jouppi]
 - * Caused by downgrade (modified→shared)
 - "A store to data I had in state M, but now it's in state S" 😌
 - * Caused my invalidation (shared→invalid)
 "A load to data I had in state S, but now it's been invalidated"

 Solution:

AVDARK 2010

Dept of Information Technology| www.it.uu.se

21

© Erik Hagersten| user.it.uu.se/~eh



Why snoop?

- A "bus": a serialization point helps coherence and memory ordering
- Upgrade is faster [producer/ consumer and migratory sharing]
- Cache-to-cache is <u>much</u> faster [i.e., communication...]
- Synchronization, a combination of both
- ...but it is hard to scale the bandwidth⊗

AVDARK 2010

AVDARK

2010

Dept of Information Technology www.it.uu.se

22

© Erik Hagersten| user.it.uu.se/~eh




Update Instead of Invalidate?

- Write the new value to the other caches holding a shared copy (instead of invalidating...)
- Will avoid coherence misses
- Consumes a large amount of bandwidth
- Hard to implement strong coherence
- Few implementations: SPARCCenter2000, Xerox Dragon

AVDARK 2010

Update in MOSI snoop-based




23

Dept of Information Technology| www.it.uu.se

© Erik Hagersten| user.it.uu.se/~eh

Implementing Coherence (and Memory Models...)

Erik Hagersten
Uppsala University
Sweden





Common Cache States

- M ModifiedMy dirty copy is the only cached copy
- E Exclusive My clean copy is the only cached copy
- O Owner
 I have a dirty copy, others may also have a copy
- S Shared
 I have a clean copy, others may also have a copy
- I Invalid I have no valid copy in my cache

Dept of Information Technology| www.it.uu.se



AVDARK

2010

Some Coherence Alternative

- MSI
 - Writeback to memory on a cache2cache.
- MOSI
 - Leave one dirty copy in a cache on a cache2cache
- MOESI
 - The first reader will go to E and can later write cheaply

AVDARK 2010

© Erik Hagersten | user.it.uu.se/~el

Dept of Information Technology| www.it.uu.se


28





AVDARK


2010


The Cache Coherent Memory System
























Cache-to-cache in snoope-based







AVDARK

2010

AVDARK

2010

All the three RISC CPUs in a MOSI shared-memory sequentially consistent multiprocessor executes the following code almost at the same time:

while(A != my id){}; /* this is a primitive kind of lock */ B := B + A * 2;A := A + 1;/* this is a primitive kind of unlock */ while (A != 4) $\{\}$; /* this is a primitive kind of barrier*/ <after a long time> <some other execution replaces A and B from the caches, if still

present> Initially, CPU1 has its local variable my id=1, CPU has my id=2 and CPU3 has my id=3 and the globally

shared variables A is equal to 1 and B is equal to 0. CPU2 and 3 are starting slightly ahead of CPU1 and will execute the first while statement before CPU1. Initially, both A and B only reside in memory.

The following four bus transaction types can be seen on the snooping bus connecting the CPUs:

- RTS: ReadtoShare (reading the data with the intention to read it)
- RTW, ReadToWrite (reading the data with the intention to modify it)
- WB: Writing data back to memory
- INV: Invalidating other caches copies

Show every state change and/or value change of A and B in each CPU's cache according to one possible interleaving of the memory accesses. After the parallel execution is done for all of the CPUs, the cache lines still in the caches will be replaced. These actions should also be shown. For each line, also state what bus transaction occurs on the bus (if any) as well as which device is providing the corresponding data (if any).



Example of a state transition sheet:

CPU action	Bus Transactio n (if any)	State/value after the CPU action						Data is provided by [CPU 1, 2, 3 or Mem]
		CPU1		CPU2		CPU3		(if any)
		A	В	A	В	A	В	
Initially		I	I	I	I	I	I	
CPU1: LD A	RTS(A)	S/1						Mem
CPU2: LD B	RTS(B)				S/0			Mem
some time elapses .								
CPU1: replace A	-	I						-
CPU2: replace B	-				I			-


AVDARK 2010

39 40 Dept of Information Technology www.it.uu.se © Erik Hagersten| user.it.uu.se/~eh

Dept of Information Technology | www.it.uu.se



False sharing



Memory Ordering (aka Memory Consistency) -- tricky but important stuff

Erik Hagersten Uppsala University Sweden



AVDARK

2010


AVDARK

2010

Memory Ordering


Coherence defines a per-datum valuechange order

Memory model defines the valuechange order for all the data.





Dekker's Algorithm



Q: Is it possible that both A and B win?

AVDARK 2010



Memory Ordering

- Defines the guaranteed memory ordering
- Is a "contract" between the HW and SW guys
- Without it, you can not say much about the result of a parallel execution


AVDARK 2010

Dept of Information Technology www.it.uu.se

45

© Frik Hagersten Luser it uu se/weh

© Erik Hagersten | user.it.uu.se/~eh






AVDARK

2010

One possible Another possible observed order observed order


Thread 1 Thread 2



47



"The intuitive memory order" **Sequential Consistency (Lamport)**




- Global order achieved by interleaving all memory accesses from different threads
- "Programmer's intuition is maintained"
 - Store causality? Yes
 - Does Dekker work? Yes

AVDARK

Unnecessarily restrictive ==> performance penalty



Dekker's Algorithm



Q: Is it possible that both A and B win?

Dept of Information Technology www.it.uu.se

© Erik Hagersten| user.it.uu.se/~eh

Sequential Consistency (SC) Violation UPPSALA JNIVERSITE → Dekker: both wins Acess graph = VO: Value = PO: Program A := B := 0order: c < d order: a < b (i.e., c happened before (the order specified d in the global order) by the program) A:= 1 A := B := 0B:= 1 If (B == 0)If (A == 0)print "Right wins" print "Left wins" $LDA \rightarrow 0$ $LDB \rightarrow 0$ Both Left and Right wins → **AVDARK** SC violation Cyclic access graph → Not SC 2010 (there is no global order) Dept of Information Technology | www.it.uu.s




AVDARK

2010

SC is OK if one thread wins

Only Right wins → SC is OK






AVDARK

2010

Dept of Information Technology | www.it.uu.se

SC is OK if no thread wins

No thread wins → SC is OK




Four Partial Orders, still SC STB < LDA; STA < LDA; STB < LDB; STA < LDA

© Erik Hagersten| user.it.uu.se/~eh

52



One implementation of SC in dir-based (....without speculation)






AVDARK

AVDARK

2010

"Almost intuitive memory model" Total Store Ordering [TSO] (P. Sindhu)



- Global interleaving [order] for <u>all</u> stores from different threads (own stores excepted)
- "Programmer's intuition is maintained"
 - Store causality? Yes
 - Does Dekker work? No
- Unnecessarily restrictive ==> performance penalty

Dept of Information Technology www.it.uu.se

54

© Erik Hagersten| user.it.uu.se/~eh



AVDARK

2010

AVDARK

2010

Network Stores loads Stores loads Store Buffer | Inv | Store Buffer |

→Stores are moved off the critical path

Dept of Information Technology| www.it.uu.se

Coherence implementation can be the same as for SC




Flag synchronization works

A := data while (flag != 1) {};


flag := 1 X := A

Provides causal correctness





Dekker's Algorithm, TSO



Q: Is it possible that both A and B wins?

Left: The read (i.e., test if B==0) can bypass the store (A:=1) Right: The read (i.e., test if A==0) can bypass the store (B:=1)

- →both loads can be performed before any of the stores
- →yes, it is possible that both wins
- → → Dekker's algorithm breaks


Dept of Information Technology| www.it.uu.se

57

© Erik Hagersten user.it.uu.se/~eh



Dekker's Algorithm for TSO



Q: Is it possible that both A and B win?

Membar: The read is stared after all previous stores have been "globaly ordered"

→ behaves like SC

→ Dekker's algorithm works!

AVDARK 2010

Dept of Information Technology www.it.uu.se

58

© Erik Hagersten| user.it.uu.se/~eh




AVDARK

2010

AVDARK

2010

Weak/release Consistency (M. Dubois, K. Gharachorloo)



- Most accesses are unordered
- "Programmer's intuition is not maintained"
 - Store causality? No
 - Does Dekker work? No
- Global order <u>only</u> established when the programmer explicitly inserts memory barrier instructions
- ++ Better performance!!
- --- Interesting bugs!!

Dept of Information Technology| www.it.uu.se

59

© Erik Hagersten| user.it.uu.se/~eh



AVDARK


2010

Weak/Release consistency

New flag synchronization needed


 $\begin{array}{ll} A := \mbox{data}; & \mbox{while (flag != 1) } \{\}; \\ \mbox{membarrier}; & \mbox{membarrier}; \\ \mbox{flag := 1}; & \mbox{X := A}; \end{array}$


- Dekker's: same as TSO
- Causal correctness provided for this code





Example1: Causal Correctness Issues








AVDARK

2010

AVDARK

2010

Example1: Causal Correctness Issues






AVDARK


2010


Example1: Causal Correctness Issues





Example1: Causal Correctness Issues








AVDARK


2010

AVDARK

2010

Example1: Causal Correctness Issues







Learning more about memory models

Shared Memory Consistency Models: A Tutorial by Sarita Adve, Kouroush Gharachorloo in IEEE Computer 1996 (in the "Papers" directory)

RFM: Read the F*****n Manual of the system you are working on!

(Different microprocessors and systems supports different memory models.)

Issue to think about:

What code reordering may compilers really do? Have to use "volatile" declarations in C.

Dept of Information Technology| www.it.uu.se

69

© Erik Hagersten user.it.uu.se/~el



X86's new memory model

- Processor consistency with causual correctness for non-atomic memory ops
- TSO for atomic memory ops
- Video presentation: http://www.youtube.com/watch?v=WUfvvFD5tAA&hl=sv
- See section 8.2 in this manual: http://developer.intel.com/Assets/PDF/manual/253668.pdf



Dept of Information Technology | www.it.uu.s


70

© Erik Hagersten| user.it.uu.se/~eh




AVDARK

Processor Consistency [PC] (J. Goodman)



- PC: The stores from a processor appears to others in program order
- Causal correctness (often added to PC): if a processor observes a store before performing a new store, the observed store must be observed before the new store by all processors
- → Flag synchronization works.
- AVDARK -> No causal correctness issues




Synchronization

Erik Hagersten
Uppsala University
Sweden

AVDAR 2010

Dept of Information Technology www.it.uu.se

71





Need to introduce synchronization

Locking primitives are needed to ensure that only one process can be in the critical section:





Components of a Synchronization Event

- Acquire method
 - Acquire right to the synch (enter critical section, go past event
- Waiting algorithm
 - Wait for synch to become available when it isn't
- Release method
 - Enable other processors to acquire right to the synch



Atomic Instruction to Acquire

Atomic example: test&set "TAS" (SPARC: LDSTB)

- The value at Mem(lock_addr) loaded into the specified register
- Constant "1" atomically stored into Mem(lock_addr) (SPARC: "FF")
- Software can determin if won (i.e., set changed the value from 0 to 1)
- Other constants could be used instead of 1 and 0

Looks like a store instruction to the caches/memory system Implementation:

1. Get an exclisive copy of the cache line

Dept of Information Technology www.it.uu.se

2. Make the atomic modification to the cached copy

Other read-modify-write primitives can be used too

- Swap (SWAP): atomically swap the value of REG with Mem(lock_addr)
- Compare&swap (CAS): SWAP if Mem(lock_addr)==REG2

AVDARK 2010 AVDARK 2010

Dept of Information Technology| www.it.uu.se 75

76



Waiting Algorithms

Blocking

- · Waiting processes/threads are de-scheduled
- · High overhead
- Allows processor to do other things

Busy-waiting

- Waiting processes repeatedly test a lock_variable until it changes value
- Releasing process sets the lock_variable
- * Lower overhead, but consumes processor resources
- Can cause network traffic

Hybrid methods: busy-wait a while, then block

Dept of Information Technology| www.it.uu.se

77

© Erik Hagersten| user.it.uu.se/~eh

© Erik Hagersten | user.it.uu.se/~eh



Release Algorithm

- Typically just a store "0"
- More complicated locks may require a conditional store or a "wake-up".



Dept of Information Technology www.it.uu.se

78

© Erik Hagersten| user.it.uu.se/~eh



AVDARK

2010

2010

A Bad Example: "POUNDING"

```
proc lock(lock_variable) {
    while (TAS[lock_variable]==1) {} /* bang on the lock until free */
}

proc unlock(lock_variable) {
    lock_variable := 0
}

Assume: The function TAS (test and set)
    -- returns the current memory value and atomically
    writes the busy pattern "1" to the memory
```

Generates too much traffic!!
-- spinning threads produce traffic!

UPPSALA NIVERSITET


Optimistic Test&Set Lock "spinlock"

AVDARK 2010 Much less coherence traffic!!
-- still lots of traffic at lock handover!

80



It could still get messy!



81



AVDARK 2010

AVDARK


2010

Could Get Even Worse on a NUMA

- Poor communication latency
- Serialization of accesses to the same cache line
- WF: added hardware optimization:
 - * TAS can bypass loads in the coherence protocol
 - ==>N-2 loads queue up in the protocol
 - ==> the winner's atomic TAS will bypass the loads
 - ==>the loads will return "busy"



...messy (part 2)





Ticket-based queue locks: "ticket"

AVDARK 2010

Dept of Information Technology www.it.uu.se

Less traffic at lock handover!

Dept of Information Technology| www.it.uu.se



Ticket-based back-off "TBO"

AVDARK 2010 **Even less traffic at lock handover!**


Dept of Information Technology| www.it.uu.se

85

© Erik Hagersten| user.it.uu.se/~eh



Queue-based lock: CLH-lock




"Initially, each process owns one global cell, pointed to by private *I and *P Another global cell is pointed to by global *L "lock variable"


- 1) Initialize the *I flag to busy (= "1")
- 2) Atomically, make *L point to "our" cell and make "our" *P point where *L's cell
- 3) Wait until *P points to a "0"


AVDARK 2010


Dept of Information Technology| www.it.uu.se


86














































UPPSALA UNIVERSITET

AVDARK

2010

RH locks: encourages unfairness





8

Dept of Information Technology | www.it.uu.se

12 16

Number of Processors

20

104


© Erik Hagersten| user.it.uu.se/~eh

AVDARK

2010



Performance under contention





Barriers: Make the first threads wait for the last thread to reach a point in the program

- 1. Software algorithms implemented using locks, flags, counters
- Hardware barriers
 - Wired-AND line separate from address/data bus
 - Set input high when arrive, wait for output to be high to leave
 - (In practice, multiple wires to allow reuse)
 - Difficult to support arbitrary subset of processors
 - even harder with multiple processes per processor
 - Difficult to dynamically change number and identity of participants
 - e.g. latter due to process migration

AVDARK 2010

Dept of Information Technology www.it.uu.se

106

© Erik Hagersten| user.it.uu.se/~eh



AVDARK

2010

AVDARK

2010

A Centralized Barrier

Dept of Information Technology | www.it.uu.se

```
BARRIER (bar_name, p) {
int loops;
loops = 0;
local sense = !(local sense);
                                       /* toggle private sense variable
                                        each time the barrier is used */
LOCK(bar_name.lock);
   bar name.counter++;
                                        /* globally increment the barrier count */
  if (bar name.counter == p) {
                                        /* everybody here vet ? */
                                        /* release waiters*/
        bar_name.flag = local_sense;
        UNLOCK(bar_name.lock)
  else
     { UNLOCK(bar_name.lock);
        while (bar name.flag != local sense) { /* wait for the last guy */
          if (loops++ > UNREASONABLE) report_warning(pid)}
     }
```

107



Centralized Barrier Performance

- Latency
 - Want short critical path in barrier
 - ullet Centralized has critical path length at least proportional to p
- Traffic
 - Barriers likely to be highly contended, so want traffic to scale well
 - About 3p bus transactions in centralized
- Storage Cost
 - Very low: centralized counter and flag
- Key problems for centralized barrier are latency and traffic
 - Especially with distributed memory, traffic goes to same node

AVDARK 2010

→ Hierarchical barriers

© Erik Hagersten | user.it.uu.se/~eh

108

Dept of Information Technology| www.it.uu.se



New kind of synchronization: Transactional Memory (TM)

- Traditional critical section: lock(ID); unlock(ID) around critical sections
- TM: start_transaction; end_transaction around "critical sections" (note: no ID!!)
 - Underlying mechanism to guarantee atomic behavior often by rollback mechanisms
 - This is not the same as guaranteeing that only one thread is in the critical action!!
 - Supported in HW or in SW (normally very inefficient)
- Suggested by Maurice Herlihy in 1993
- HW support announced for Sun's Rock CPU (RIP)

Dept of Information Technology | www.it.uu.s

109

© Erik Hagersten| user.it.uu.se/~el



Support for TM

- Start transaction:
 - Save original state to allow for rollback (i.e., save register values)
- In critical section
 - Do not make any global state change
 - Detect "atomic violations" (others writing data you've read in CS or reading data you have written)
 - At atomic violation: roll-back to original state
 - · Forward progress must be guaranteed
- End_transation
 - Atomically commit all changes performed in the critical section.

AVDARK 2010

Dept of Information Technology www.it.uu.se

110

© Erik Hagersten| user.it.uu.se/~eh



AVDARK

2010

Advantage of TM

- Do not have to "name" CS
- Less risk for deadlocks
- Performance:
 - Several thread can be in "the same" CS as long as they do not mess with each other
 - CS can often be large with a small performance penalty




Introduction to Multiprocessors

Erik Hagersten Uppsala University

AVDARK 2010







Flynn's Taxonomy

{Single, Multiple} Instruction + {Single, Multiple} Data

- SISD Our good old "simple" CPUs
- SIMD Vectors, "MMX", DSPs, CM-2,...
- MIMD TLP, cluster, shared-mem MP,...
- MISD Can't think of any...

AVDARK 2010

© Erik Hagersten| user.it.uu.se/~eh

© Erik Hagersten | user.it.uu.se/~eh

Dept of Information Technology www.it.uu.se

114

© Erik Hagersten| user.it.uu.se/~eh




AVDARK

2010

AVDARK

2010

SIMD = "Dataparallelism"





SIMD: Thinking Machine

- Connection Machine: CM1, CM2, CM200 (at KTH ~1990: CM200 "Bellman")
- One-bit ALU and a small local memory
- FP accelerator available
- Programmed in "ASM", *C and *Lisp

116

■ Hard to program (in my opinion...)

AVDARK 2010

115

Dept of Information Technology| www.it.uu.se

© Erik Hagersten| user.it.uu.se/~eh

Dept of Information Technology | www.it.uu.se



Other Flavors of SIMD

- MMX/AltiVec/VIS instructions/SSE...
 - Divide register content into smaller items (e.g., bytes)
 - Special instructions operate on all items i parallel, e.g., BYTE-COMPARE...
- Some DSPs (Digital Signal Processors)
- Some Image Processors

Dept of Information Technology| www.it.uu.se

117

© Erik Hagersten user.it.uu.se/~eh



Vector architectures CRAY, NEC, Fujitsu, Also x86 extensions: e.g., SSE instruction

- Vectory Processors
 - *LD/ST operate on vectors of data
 - ALU Ops operate on vectors of data
- Example:
 - 8 "vector register" contain 64 vector "words" each
 - A single LD/ST instr loads/stores entire vectors
 - A single ALU instr V1 ← V2 op V3
 - 64 bit mask vectors make execution conditional
 - Overlaps Mem and ALU ops
 - One form of "SIMD" -- Single Instruction Multiple Data

AVDARK 2010

Dept of Information Technology| www.it.uu.se

118

© Erik Hagersten| user.it.uu.se/~eh

© Erik Hagersten| user.it.uu.se/~eh




AVDARK

2010

AVDARK


2010





Message-passing Arch MIMD

120



AVDARK 2010

Dept of Information Technology| www.it.uu.se

Dept of Information Technology| www.it.uu.se 119 © Erik Hagersten| user.it.uu.se/~eh



Message-Passing HW

Programmed in MPI or PVM (or HPFortran...)

Thinking Machines: CM5

Intel: Paragon

IBM: SP2

Meiko (Bristol, UK!!): CS2

Today: Clusters with high-speed interconnect

(Important today, but not covered in this course)

Clusters can be used as message-passing HW, put is most often used as capacity computing (i.e., throughput computing)

Dept of Information Technology | www.it.uu.se

121

© Frik Hagersten | user it uu se/web



Dataflow

- Often programmed in functional languages (e.g., ID)
- Compile program to Dataflow graph
- Operands + graph = executable
- Operation ready when the source operands are available

AVDARK 2010

Dept of Information Technology www.it.uu.se

122

© Erik Hagersten| user.it.uu.se/~eh




AVDARK

2010

Dataflow Example:

X := A + BY := C + DIf (X > Y)output X else output Y




AVDARK 2010

Static Dataflow (Dennis)

X := A + BY := C + DIf (X > Y)output X else output Y

Dept of Information Technology | www.it.uu.se



Each operand executed exactly once per program Location assigned for each input data

AVDARK 2010


123

© Erik Hagersten | user.it.uu.se/~eh

124



Fine-grained Message-passing Dataflow ==> Multithreading



AVDARK 2010

Dept of Information Technology | www.it.uu.se

125

© Erik Hagersten| user.it.uu.se/~eh



Dynamic Dataflow (Arvind)

- Allows for recursion and loops
- Each invocation is assigned a "color"
- Pairs of operands are matched dynamically
 - Based on {Color, Operation}
 - In the Waiting-Matching Section (I.e., a cache)
- One problem: too much parallelism in the wrong place

AVDARK 2010

Dept of Information Technology www.it.uu.se

Dept of Information Technology | www.it.uu.se

126

© Erik Hagersten| user.it.uu.se/~eh




Carlstedts Elektornik Gunnar Carlstedt, Staffan Truve' et al

- Processor "8601"
 - * Gothenburg 1990-1997
 - Functional language "H"
 - Execution performed by a reduction a CAM memory
 - ALU rarely used
 - Many parallel processors on a wafer (Wafer-scale integration)
 - → CRT (Carlstedt Research Technology)



2010



AVDARK 2010

Dept of Information Technology www.it.uu.se

127


© Erik Hagersten | user.it.uu.se/~eh

128



AVDARK 2010

The server market 1995



The target of the rocket science supercomputers

Dept of Information Technology| www.it.uu.se

129

