Skip to main content
Department of Information Technology

AVDARK reading instructions for 5:th edition of the book

(RT = Read Through. You need to know about the essence, but not the details. )

All slides from this course, all videos and all IRL information are included as material for this course.

Caches and Memory

The article about modern DRAM memory found at: http://www.anandtech.com/show/3851/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask

All of Appendix B

(not Miss Penalty for Out-of-Order Execution on pg B20-B22)
(not A Segmented Memory examples pg B51-54)

Catper 2

Everything except for:
2.4 Not included in course, but is very interesting!
2.5 Not included in course, but is very interesting!
2.6 Not included in course, but is very interesting!

Multiprocessors

The paper by Adve on Memory Models is RT
The Scott paper on Synchronization (except the issues that deal with timeout) is included.
The Agarwal paper (the trends but not the formulas).
The paper by Hagersten on WildFire is RT.

Chapter 5

5.1 All
5.2 All
5.3 All (except for the Workload sections)
5.4 All
5.5 All
5.6 All
5.7 Not included
5.8 All
5.9 Is RT
5.10 Is RT
5.11 Is RT

CPU and Pipelining

Appendix C (C.3, C.7-9 is RT) (C.6 not included)
Appendix A is RT
Chapter 3 (apart from 3.5, 3.10, 3.11 and 3.13 which are RT)
4.1
4.2
4.3

Future

The HiPEAC roadmap page 2-33. Page 34-40 are RT.

GPUs

4.4
Slides by David

Updated  2013-12-09 05:42:20 by Erik Hagersten.