Associate senior lecturer/Assistant Professor at Department of Information Technology, Division of Computer Systems
- +4618-471 7363
- Visiting address:
- hus 10, Lägerhyddsvägen 1
- Postal address:
- Box 337
751 05 UPPSALA
I obtained the B.S. degree in Micro-electronics from Northwestern Polytechnical University, China in 2009, and the M.S. degree in System-on-Chip Design from KTH Royal Institute of Technology, Sweden in 2014. I am a PhD student in the School of Electrical Engineering and Computer Science (EECS) at KTH during 2015 to 2019.
- Computer architecture design, power and thermal control for chip multi-/many-processors (CMPs), Network-on-Chips (NoCs), and GPGPUs.
- Coherency/consistency provisioning for emerging memory techniques.
- Hardware/Software co-design for high performance parallel computing architectures.
- Performance analysis and QoS for on-chip networking and memory systems.
Yuan Yao and Zhonghai Lu, “iNPG: Accelerating Critical Section Access with InNetwork Packet Generation for NoC Based Many-Cores”, in Proceedings of the 24nd IEEE International Symposium on High Performance Computer Architecture (HPCA, *Best paper candidate*), Vienna, Feb. 2018.
Yuan Yao and Zhonghai Lu, “Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC based CMPs”, in Proceedings of the 43rd International Symposium on Computer Architecture (ISCA), Seoul, Jul. 2016.
Yuan Yao and Zhonghai Lu, “Memory-Access Aware DVFS for Network-onChip in CMPs”, in Proceedings of Design, Automation & Test in Europe (DATE), Dresden, Mar. 2016.
Yuan Yao and Zhonghai Lu, “DVFS for NoCs in CMPs: A Thread Voting Approach”, in Proceedings of the 22nd IEEE International Symposium on High Performance Computer Architecture (HPCA), Barcelona, Feb. 2016.
Zhonghai Lu, Yuan Yao, Yuming Jiang, “Towards Stochastic Delay Bound Analysis for Network-on-Chip”, in IEEE/ACM International Symposium on Networkon-Chip (NoCS), Ferrere, Sep. 2014.
Yuan Yao and Zhonghai Lu, “Fuzzy Flow Regulation for Network-on-Chip based Chip Multiprocessors Systems”, in 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore, Feb. 2014.
Yuan Yao and Zhonghai Lu, “Pursuing Extreme Power Efficiency With PPCC Guided NoC DVFS”, in IEEE Transactions on Computers (TC, Volume: 69, Issue: 3), Mar. 2020.
Zhonghai Lu and Yuan Yao, “Thread Voting DVFS for Manycore NoCs”, in IEEE Transactions on Computers (TC, Volume: 67, Issue: 10), Oct. 2018.
Zhonghai Lu and Yuan Yao, “Marginal Performance: Formalizing and Quantifying Power Over/Under Provisioning in NoC DVFS”, in IEEE Transactions on Computers (TC, Volume: 66, Issue: 11), Nov. 2017.
Zhonghai Lu and Yuan Yao, “Dynamic Traffic Regulation in NoC-Based Systems”, in IEEE Transactions on Very Large Scale Integration Systems (TVLSI, Volume: 25, Issue: 2), Feb. 2017.
Zhonghai Lu and Yuan Yao, “Aggregate Flow-Based Performance Fairness in CMPs”, in ACM Transactions on Architecture and Code Optimization (TACO, Volume 13 Issue 4), Dec. 2016.
- Yuan Yao and Zhonghai Lu, "Work-in-progress: Prediction based Convolution Neural Network Acceleration", in International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Oct. 2017.
Please contact the directory administrator for the organization (department or similar) to correct possible errors in the information.