Parallel and Data Parallel Execution of Logic Programs

edited by

Jonas Barklund Bharat Jayaraman Jiro Tanaka Uppsala Univ. SUNY at Buffalo Univ. of Tsukuba

Proceedings of the post-ICLP'94 workshop W6 on Parallel and Data Parallel Execution of Logic Programs S. Margherita Ligure, Italy 17 June 1994

Uppsala University, Computing Science Department Box 311, S-751 05 Uppsala, Sweden Phone: +46-18-182500 Fax: +46-18-511925 (or 521270)

Abstract

Proceedings of the post-ICLP'94 workshop on Parallel and Data Parallel Execution of Logic Programs, held in S. Margherita Ligure, Friday 17 June. The proceedings consist of nine extended abstracts, ranging from theoretical to practical aspects and tools. About half of the papers specifically address data parallel execution of logic programs.

Contents

Conten	ts	i
Preliminary program Introduction		ii iii
1	O. Michel & JL. Giavitto, Design and Implementation of a Declar-	
	ative Data-Parallel Language	1
2	A. K. Bansal, Towards a Formal Computation Model of Associative	
	Logic Programming	11
3	G. Succi, G. A. Marino & G. Colla, Modelling the Connection Ma-	
	chine 2 as an Emulator of Subset-Based Declarative Languages	21
4	D. A. Smith, Modeling Backtracking, Disjunctive Constraints, and	
	Control/Data Or-Parallelism	33
5	M. Carro & M. Hermenegildo, A Note on Data-Parallelism and (And-	40
	Parallel) Prolog (invited paper)	49
6	E. Pontelli, G. Gupta & M. Hermenegildo, &ACE: the And-parallel	0.5
	Component of ACE (A Progress Report on ACE)	65
7	B. Demoen & G. Maris, A Comparison of Some Schemes for Translation Levis to C	70
0	lating Logic to C	79
8	T. DongXing, E. Pontelli, G. Gupta & M. Carro, Last Parallel Call	
	Optimization and Fast Backtracking in And-parallel Logic Programming Systems	93
9	M. J. Fernandez, M. Carro & M. Hermenegildo, IDRA (IDeal Re-	93
IJ		107

Preliminary program

Friday June 17, 14.00 - 19.00, Room "Tigullio 1".

14.00 - 16.00: SESSION 1

- Opening.
- O. Michel and J.-L. Giavitto. Design and Implementation of a Declarative Data-Parallel Language
- A. K. Bansal. Towards a Formal Computation Model of Associative Logic Programming
- G. Succi, G. A. Marino and G. Colla. Modelling the Connection Machine 2 as an Emulator of Subset-Based Declarative Languages
- D. A. Smith. Modeling Backtracking, Disjunctive Constraints, and Control/Data Or-Parallelism
- Discussion

16.00 - 16.30: COFFEE-BREAK

16.30 - 19.00: SESSION 2

- M. Carro and M. Hermenegildo. A Note on Data-Parallelism and (And-Parallel) Prolog.
- E. Pontelli, G. Gupta and M. Hermenegildo. & ACE: the And-parallel Component of ACE (A Progress Report on ACE)
- B. Demoen and G. Maris. A Comparison of Some Schemes for Translating Logic to C
- T. DongXing, E. Pontelli, G. Gupta and M. Carro. Last Parallel Call Optimization and Fast Backtracking in And-parallel Logic Programming Systems
- M. J. Fernandez, M. Carro and M. Hermenegildo. IDRA (IDeal Resource Allocation): A Tool for Computing Ideal Speedups
- Discussion

Introduction

This collection of articles constitutes the proceedings of a half-day workshop, following ICLP'94.

Its aim was to bring together researchers on parallel and data parallel execution of logic programs, to present and discuss interesting new developments. The program contained nine presentations, based on the extended abstracts in this collection.

The workshop focused on language constructs, implementation technology, program analysis and practical experiences of declarative programming languages on parallel computers. In the topic of the workshop, there was an emphasis on data parallel computation (not restricted to SIMD computation) and other massively parallel computation models.

In recent years data parallel programming has spread from the realm of SIMD computers and is now also a common programming model employed on MIMD computers. This is sometimes referred to as SPMD computation. It is the hope of the organizers of the workshop that communication between researchers focusing on data parallel computation and researchers pursuing other forms of parallel computation can lead to systems that exploit more than one kind of parallelism.

Organizers

Jonas Barklund (chair)

Computing Science Dept.; Uppsala Univ.; Box 311; S-751 05 Uppsala; Sweden.

Phone: +46-18-181050. Fax: +46-18-511925.

Email: jonas@csd.uu.se.

Bharat Jayaraman

Dept. of Computer Science; SUNY at Buffalo.

Buffalo, New York 14260; USA.

Phone: +1-(716)645-3194. Fax: +1-(716)645-3464.

 $Email: \verb|bharat@cs.buffalo.edu|.$

Jiro Tanaka

Institute of Information Sciences and Electronics; University of Tsukuba.

Tsukuba-shi; Ibaraki 305; Japan

Phone: +81-298-53-5343. Fax: +81-298-53-5206. Email: jiro@softlab.is.tsukuba.ac.jp.