Department of Information Technology
Uppsala Architecture Research Team
uart_overview_flow.png

Software-Hardware Optimization

optimize.png Our software-hardware optimizations employ compiler support for improving energy efficiency, performance and scalability in the memory system.

A Compiler Assisted Cache Coherence Protocol

SPEL is a dual consistency cache coherence protocol which adapts dynamically to the code's behavior, switching between one highly optimized and one restrictive mode to improve scalability, performance, and energy efficiency and to ensure compatibility with legacy software.

Updated  2016-04-11 17:17:15 by Alexandra Jimborean.