# **Detecting communication in multi-cores**

Andreas Sandberg<sup>1</sup> <andreas.sandberg@it.uu.se> Stefanos Kaxiras<sup>2</sup> <kaxiras@ece.upatras.gr>

<sup>1</sup>Uppsala University

<sup>2</sup>University of Patras

2009-11-26



# Modeling cache states in multi-cores Why?

#### Goals

Results

Background Model

### Overall goals:

- Model all caches in cache coherent system
  - Mainly interested in communication
- Find communication hot-spots in multi-threaded applications
- Low on-line overhead



### Cache modeling Approaches

#### Goals

- Background
- Model Results

- On-line simulation
  - Cachegrind (Valgrind)
  - GEMS (Simics)
  - CMP\$im (Pin-based)
  - ...
- Off-line simulation
  - Trace driven
- Statistical models
  - StatCache
  - StatCache MP



## Cache modeling Why statistical models?

#### Goals

Background

Model

- Does not require a full trace of the target
  - Low overhead for on-line phase (data acquisition)
  - Low storage requirements
  - · Fast analysis
- Flexible
  - · Cache parameters can be changed off-line



# What is StatCache?

#### Goals

Background

Model

Results

StatCache is:

- A statistical model to calculate miss ratios in full-scale single-threaded applications.
- Based on memory reuse distances.
  - Reuse distances can be sampled.
  - Measuring reuse distances is easy (no need to keep track of unique accesses).



# What is StatCache? Sampling

#### Goals

Background

Model Results The reuse distance characteristics of an application can be sampled. A sample consists of access pairs to the same cache line.

Each access pair is annotated with:

- The instruction that started the pair (PC1)
- The instruction that terminated the pair (PC2)
- The distance between the accesses (reuse distance)

UPPSALA UNIVERSITET	What is StatCache?		
Goals			
Model			
Results			
	│ <u></u>		
	$R_1:A$ $R_3:B$ $W_2:B$ $R_1:C$ $R_1:A$ $R_1:B$		







# Modeling cache states in multi-cores Why?

Goals

Background

Model Results Overall goals:

- Model all caches in cache coherent system
  - Mainly interested in communication
- Find communication hot-spots in multi-threaded applications
- Low on-line overhead













# Modeling cache states in multi-cores Modeling data flow

# Goals

Background

Model

Results

Using the samples we build a weighted directed graph consisting of access pairs.

- 1 Each (instruction, thread) pair is a vertex
- 2 The edges correspond to the access pairs in the memory access sample
- 3 The weight of an edge is the number of times an access pair has been sampled





Goals

Background

Model



Goals

Background

UPPSALA UNIVERSITET

Model



Goals

Background

UPPSALA UNIVERSITET

Model



Goals

Background

UPPSALA UNIVERSITET

Model



**UPPSALA** UNIVERSITET

Goals

Model Results

# Modeling cache states in multi-cores Modeling cache state

- Goals Background
- Model
- Results

- Using the weights of the edges we can probability for a transition along an edge.
- We need to know the state of the system when an instruction executes and after it has executed.
  - The state after a write is known for all caches.
  - Reads don't affect the state of foreign caches.
- We can form an equation system to resolve unknown states.



# Modeling cache states in multi-cores Modeling cache state

- Using the weights of the edges we can probability for a transition along an edge.
- We need to know the state of the system when an instruction executes and after it has executed.
  - The state after a write is known for all caches.
  - Reads don't affect the state of foreign caches.

We can form an equation system to resolve unknown states.



Goals Background

Model

# Modeling cache states in multi-cores Modeling cache state

- Using the weights of the edges we can probability for a transition along an edge.
- We need to know the state of the system when an instruction executes and after it has executed.
  - The state after a write is known for all caches.
  - Reads don't affect the state of foreign caches.
- We can form an equation system to resolve unknown states.



Goals

Model

Results

Background



# Evaluation Methodology

#### Goals Background Model

Results

# **Reference:**

- Cache simulator simulating 2 CPUs
- Private 4MB caches
- $\blacksquare$  Uses a trace with  $\approx$  200 000 000 accesses

# Model:

- Uses a sample of the access trace
- Sample period 100
- $\blacksquare$   $\approx$  1000 times fast than the simulator.

Instructions with more than 50 000 invalidation misses were classified as hot-spots.

# Evaluation Results



Background

Model

Benchmark	Reference	Model	Missing hot-spots
GS	5		
Raytrace		11	
BT	13	39	1

# Evaluation Results



Background

Model

Benchmark	Reference	Model	Missing hot-spots
GS	5		
Raytrace	6	11	
BT	13	39	1

<b>Eval</b>	ua	Iti	on
Result	S		



Background

Model

Benchmark	Reference	Model	<b>Missing hot-spots</b>
GS	5	8	
Raytrace	6	11	
BT	13	39	1

Eval	uat	ion
Result	S	



Background

Model

Benchmark	Reference	Model	Missing hot-spots
GS	5	8	0
Raytrace	6	11	0
BT	13	39	1



Summary

- Goals Background Model
- Results

- We have a working prototype that can analyze real applications
- We managed to find the majority (≈ 95%) of the communication hot-spots in real applications
- Several orders of magnitude faster than a simulator