

Uppsala Programming for Multicore Architectures Research Center

## Fast and Accurate Modeling of Instruction Caches Using Instruction Reuse Profiles

Muneeb Khan, Andreas Sembrant and Erik Hagersten

## 1-Objective

- Instruction cache behavior is important as it can significantly affect performance
- Simulation takes too long
- We need a faster method to model application instruction cache performance
- **Solution:** statistical cache modeling



 CPU throughput degrades by more than 20% when two processes contend equally for the instruction cache on 2-way SMT Sandybridge







sampled and fed to a Statistical cache model, which outputs Miss ratio for arbitrary cache sizes



Sampling in context of program phases gives us instruction cache performance over time

■ The heatmap shows the instruction cache miss ratio for gcc (SPEC CPU2006 benchmark) over time

■ Compile the rest with -O3

Results in  $\sim$ 50% lower miss ratio in phase C

## Department of Information Technology, Uppsala University

